Tools to support our FPGA play


Download and Install DEEDS.

Also get hold of a KARNAUGH MAP MINIMIZER.

Logic Friday is another handy tool.

Using DEEDS I modeled the Part II a) Circuit (see below) from Altera 1o.1 Labs Digital Lab 1.

This allowed me to simulate the circuit and check out the behaviour.

2-to-1 multiplexer

2-to-1 multiplexer

Now if you notice, DEEDs will actually pump out VHDL from the designs, I have to play with this to see if it will talk to our board(s) but who knows.  It should with a little playing.

Our design in VHDL!

Our design in VHDL!

Advertisements

Leave a Reply

Fill in your details below or click an icon to log in:

WordPress.com Logo

You are commenting using your WordPress.com account. Log Out / Change )

Twitter picture

You are commenting using your Twitter account. Log Out / Change )

Facebook photo

You are commenting using your Facebook account. Log Out / Change )

Google+ photo

You are commenting using your Google+ account. Log Out / Change )

Connecting to %s

%d bloggers like this: