

PDF Resources: Designing the Hardware

- [1] Laboratory Exercise 2 Numbers and Displays
- [2] Translated manual for Master 21EDA board
- [3] <u>Altera DE1 Board</u>

Tools

[4] <u>Digital Electronics Education Design Suite</u> (DEEDS)

....

[5] <u>LogicFriday</u>

Contents

References on Web	1
Introduction	2
Part I	4
Part II	10
Part III	
Part IV	24
Part V	24
Part VI	24
You may now SCREAM!!	24

Introduction

The Headings in red in this document will mirror the headings in the Altera[®] tutorial Ref [1] so you can easily map between documents. You WILL NEED Ref [1] at least as this document is only providing the gotchas when walking through Ref [1]. Additional Headings in blue are internal to this document – used to break things up as you would expect headings to do.

Read the previous paragraph again. You are reading this document along with the Altera® tutorial [1].

Remember also from the blog, we are now using Quartus[®] II version 11.1 – driven by the chip on the board, the 144-pin EP2C5T144C8 Cyclone II. The predominant difference is the transitioning from SPOC to Qsys as system on chip designer. Both are available in 11.1, which suits us because there is a lot of free info on web for SOPC based design.

Legend:

If I have been stumped by something I will use the image to the left to let you know a little investigation was in order.

If an important "Ah Ha!" moment occurred, I will also let you know.

If you're to go to the web I will give the hint.

STOP, we are swapping tutorials

Now don't forget something very important. Quartus [®] II is clunky. Recall from the blog the crashing. What you will find is you may need to delete project and start again a couple of times so be prepared both spiritually and emotionally. You will find the Altera® tutorial leaves things out (which we will try to catch). You will also find, as I did, the tool may not even crash, but will not react to menu selections etc. Just take a deep breath and SCREAM, get over it and try again. Of course, that was while we were using 10.1, the switch to 11.1 may have changed that - we'll see ... whoops, yes there we are (Figure 1).

[ALTERA [®] VHDL DIGITAL LOGIC LAB 2 PORT TO MASTER 21EDA BASIC CYCLONE II EXPERIMENTER'S BOARD]




Figure 1: Same old problem

Don't forget; as we build projects for each part of the lab remember to set unused pins.

💱 Quartus II 64-Bit - C:/Use	rs/rr/	GoogleDrive/FPGA/altera/boa	ards/A-C2FB/NIOS-SO	PC/sop
File Edit View Project	Assi	nments Processing Tools	Window Help	
🗅 🚅 🖬 🎒 🚳 🕷	2	Device		1 📡
Project Navigator	_	Settings	Ctrl+Shift+E	
🔁 Files		TimeQuest Timing Analyzer Wiz	ard	
	4	Assignment Editor	Ctrl+Shift+A	
	V	Pin Planner	Ctrl+Shift+N	

Figure 2. An important missing step.

Open "Device" dialog (Figure 2) and you will see a button "Device and Pin Options ...", select that (Figure 3). This button doesn't exist on the dialog when the project is created so you will need to do this as separate step – right now.

Decision: A •• Pin gunt: 144 • Target device • Pin gunt: 144 • O data device alected by the Filter • Specify guide: a • O data device alected in Available devices lat • Terget device • Terget device • Agailable devices: • • Terget devices • Terget devices • Manne Core Voltage L User 1/0s Ferency Bits Tendeded multiplier 9-bit elements 5257514/02 12/9 15988 26 • 5927514/02 • 592 5 15988 26 •	Device family				Show in 'Avail	Show in 'Available devices' list		
Name Core Voltage User 1/0s Percent and the process of the proces of the process of the proces of	Eamily: Cyclone II				 Package: 	TQFP	•	
Name Core Voltage User 1/0s Percent and the process of the proces of the process of the proces of	Devices: All				Pin count:	144		
Image: Construction User Notes Spen advanced devices @ genetic devices selected in Available devices' list Inselections consultive only @ genetic devices selected in Available devices' list Inselections consultive only @ genetic devices selected in Available devices' list Inselections consultive only @ genetic devices Inselections consultive only					Speed grade:	8	•	
Auto solvez selected on yo enter Iteratives concestible only © specific devices elected in Yavelable devices' lat Iteratives concestible only Quber: n/s Specific devices elected in Yavelable devices' lat Iteratives concestible only Agalable devices: Iteratives concestible only Iteratives concestible only Specific devices:	-							
Bits Core Voltage User 1/0s Vermain Agailable devices: Image: Core Voltage User 1/0s Percency 400 SCST144G 1.2V 408 89 11999 25 SP2CST144G 1.2V 408 89 11999 25 5 SP2CST144B 1.2V 408 89 11999 25 5 5 SP2CST144B 1.2V 426 85 165588 35 5 12	Auto devi	ce selected by the F	itter					
Letter at the rule plants Name Core Voltage Lfs User 1/0s Hemory tilts Embedded multiplier 9-bit elements 50257144/61 L2V 403 89 11896 25 592557144/61 L2V 403 89 11896 25 592557144/61 L2V 403 85 15858 35 592557144/61 L2V 403 85 15588 35 592557144/61 L2V 4256 85 15588 35	Specific d	evice selected in 'Avi	ailable devi	ices' list	HardCopy	compatible only		
Magnifiable devices: LFs User 1/0s Hemory Bits Embedded multiplier 9-bit elements 922511440 1.27 4608 89 119809 26 922511440 1.27 4608 89 119809 26 922511440 1.27 4508 85 155888 36 922511440 1.27 8256 85 165888 36 920211440 1.27 8256 85 165888 36	0.01							
Name Core Voltage Ls User 1/0s Hemory Bits Embedded multiplier 9-bit elements DP3CT14408 1.2V 408 89 15808 25 DP3CT14408 1.2V 408 69 15808 35 DP3CT14408 1.2V 65 15688 36								
Name Care Voltage L5 User 1/0s Hemory Bits Embedded multiplier 9-bit elements PDACT1+VE 1.27 4600 89 13008 26 2 PDACT1+VE 1.27 4600 89 15008 26 2 PDACT1+VE 1.27 4605 85 15088 36 2 PDACT1+VE 1.27 8256 85 15088 36 36	O guer: n	/a		•	Device and Pin	Options		
EPP2CT1+440 L2V 4408 89 13808 26 EP2CT1+440 L2V 825 855 165888 36 EP2CT1+440 L2V 8256 85 165888 36				•	Device and Pin	Options		
EP2C8T144C8 1.2V 8256 85 165888 36 2 EP2C8T14408 1.2V 8256 85 165888 36 2	A <u>v</u> ailable device	55:	LEs	User I/Os				
EP2C8T14418 1.2V 8256 85 165888 36	A <u>v</u> ailable device Name	s: Core Voltage			Memory Bits	Embedded multiplier 9-bit elements	2	
	A <u>v</u> ailable device Name EP2C5T144C8	Core Voltage	4608	89	Memory Bits 119808	Embedded multiplier 9-bit elements	2	
۲ (m	Ayailable device Name EP2C5T144C8 EP2C5T144I8 EP2C5T144I8	Core Voltage 1.2V 1.2V 1.2V 1.2V	4608 4608 8256	89 89 85	Memory Bits 119808 119808 165888	Embedded multiplier 9-bit elements 26 26 36	2	
	Ayailable device Name EP2C5T144C8 EP2C5T144I8 EP2C5T144I8	Core Voltage 1.2V 1.2V 1.2V 1.2V	4608 4608 8256	89 89 85	Memory Bits 119808 119808 165888	Embedded multiplier 9-bit elements 26 26 36	2	
Migration compatibility Companion device	Available device Name EP2C5T144C8 EP2C5T144I8 EP2C8T144I8 EP2C8T144I8	Core Voltage 1.2V 1.2V 1.2V 1.2V	4608 4608 8256	89 89 85 85	Memory Bits 119808 119808 165888	Embedded multiplier 9-bit elements 26 26 36	2	
	Ayailable device Name EP2C5T144C8 EP2C5T144C8 EP2C8T144C8 EP2C8T144C8 EP2C8T144L8	Core Voltage 1.2V 1.2V 1.2V 1.2V 1.2V 1.2V	4608 4608 8256 8256	89 89 85 85 85	Memory Bits 119808 119808 165888	Embedded multiplier 9-bit elements 26 26 36	2	
Minration Devices HardConv:	Ayailable device Name EP2C5T144C8 EP2C5T14418 EP2CST14418 EP2C8T14418 Image: Constraint of the second secon	core Voltage 1.2V 1.2V 1.2V 1.2V 1.2V 1.2V patibility	4608 4608 8256 8256	89 89 85 85 m device	Memory Bits 119808 119808 165888	Embedded multiplier 9-bit elements 26 26 36	2	
Migration compatibility Companion device	Ayailable device Name EP2C5T144C8 EP2C5T144I8 EP2C5T144I8	Core Voltage 1.2V 1.2V 1.2V 1.2V	4608 4608 8256	89 89 85	Memory Bits 119808 119808 165888	Embedded multiplier 9-bit elements 26 26 36		
	Ayailable device Name EP2C5T144C8 EP2C5T144C8 EP2C8T144C8 EP2C8T144C8 EP2C8T144L8	Core Voltage 1.2V 1.2V 1.2V 1.2V 1.2V 1.2V	4608 4608 8256 8256	89 89 85 85 85	Memory Bits 119808 119808 165888	Embedded multiplier 9-bit elements 26 26 36	2	
La traditional la l	Ayailable device Name EP2C5T144C8 EP2C5T14418 EP2CST14418 EP2C8T14418 Image: Constraint of the second secon	core Voltage 1.2V 1.2V 1.2V 1.2V 1.2V 1.2V patibility	4608 4608 8256 8256	89 89 85 85 m device	Memory Bits 119808 119808 165888	Embedded multiplier 9-bit elements 26 26 36	2	
Mgration Devices HardCopy:	Ayailable device Name EP2C5T144C8 EP2C5T14418 EP2CST14418 EP2C8T14418 Image: Constraint of the second secon	core Voltage 1.2V 1.2V 1.2V 1.2V 1.2V 1.2V patibility	4608 4608 8256 8256	89 89 85 85 m device	Memory Bits 119808 119808 165888	Embedded multiplier 9-bit elements 26 26 36	2	

Figure 3. We need to do something with our unused pins!

Change unused pins to tri-stated inputs (Figure 4).

egory:	
General Configuration Programming Files Usuade Prins Dual-Purpose Phis Capacitive Loading Board Trace Model 1/06 mmg Board Trace Model 1/06 mmg Phil Recement Error Detection CRC CVPCIe Settings	Unused Prins Second Advice-under options for reserving all unused prins on the device. To reserve individual duri-propose configuration priss, go to the Dual-Purpose Print tab. To reserve other prins individually, use the Assignment Editor. Reserve all grusseners: As input tri-stated
	Description: Reserves all numed pins on the target device in one of 5 states: as inputs that are to instated, as outputs that drive ground, as outputs that drive an unspecified agnal, as input tri-stated with bus hold, or as input tri-stated with realized outputs.

Figure 4. Tell the pins to be "quiet"

Note also, I will be calling out figures, occasionally, from the Altera[®] tutorial so I will use Figure x for figures internal to this document and *Figure y* when referring to figures in the Altera[®] tutorial. Similarly, I will use *Step x*. *Table x*. etc. to help remind you to go to the Altera[®] tutorial.

Ready, set, let's go.


Part I

We run straight into a problem with this part of Laboratory 2 as it requires 10 switches so we know we need another way of doing this. As we did in Part V of Digital Labs Part 1, we can use constants to get around the absence of switches. Or, we can opt to drop one of the LED circuits – we have four switches yes and the problem uses four switches per segment. Yes, we'll do that.

Other than that, we just sketch out our LED segment lighting and then use LogicFriday to build a truth table.

LED_A	0	PIN_93 0	G F 5V A B
LED_B	1	PIN_92 0	
LED_C	2	PIN_87 0	Am
LED_D	3	PIN_86 0	
LED_E	4	PIN_55 0	
LED_F	5	PIN_58 0	G
LED_G	6	PIN_79 1	
"1000000"			
			E D 5V C DP 1111=>0

LED_A	0	PIN_93 1	G F 5V A B
LED_B	1	PIN_92 0	
LED_C	2	PIN_87 0	A
LED_D	3	PIN_86 1	
LED_E	4	PIN_55 1	F
LED_F		PIN_58 1	G
LED_G	6	PIN_79 1	E
			D
"1111001"			
			E D 5V C DP 1110=>1
LED_A	0	PIN_93 0	G F 5V A B
LED_B	1	PIN_92 0	
LED_C	2	PIN_87 1	A Start
LED_D	3	PIN_86 0	F
LED_E	4	 PIN_55 0	
LED_F	5		Emeri
LED_G	6	PIN_79 0	C
_		—	DP
"0100100"			
			E D 5V C DP 1101=>2
LED_A	0	PIN_93 0	G F 5V A B
LED_B	1	PIN_92 0	
LED_C	2	PIN_87 0	There
LED_D	3	PIN_86 0	F
LED_E	4	PIN_55 1	
LEDF	5	PIN_58 1	ALC N
LED_G	6	PIN_79 0	E
_		—	CP DP
"0110000"			
			E D 5V C DP 1100=>3
LED_A	0	PIN_93 1	G F 5V A B
LED_B	1	PIN_92 0	
LED_C	2	PIN_87 0	A
LED_D	3	PIN_86 1	
LED_E	4	PIN_55 1	
LED_F	5	PIN_58 0	4Agyr
LED_G	6	PIN_79 0	E
			D
"0011001"			
			E D 5V C DP 1011=>4



[ALTERA ® VHDL DIGITAL LOGIC LAB 2 PORT TO MASTERAugust 29, 201521EDA BASIC CYCLONE II EXPERIMENTER'S BOARD]

	August 29, 2015	_		DIGITAL LOGIC LAB 2 PORT TO MASTER CLONE II EXPERIMENTER'S BOARD]
LED_A LED_B LED_C LED_D LED_E LED_F LED_G "0011000"	0 1 1 2 3 1 4 5	PIN_93 PIN_92 PIN_87 PIN_86 PIN_55 PIN_58 PIN_79	0 0 0 1 1	G F 5V A B
LED_A LED_B LED_C LED_D LED_E LED_F LED_G otherwise	1 2 1 3 1 4 5 6 1	PIN_93 PIN_92 PIN_87 PIN_86 PIN_55 PIN_58 PIN_79	1 1 1 1 1 1	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$

The truth table becomes:

Entered by truthtable:

F0 = A' B' C' D' + A' B' C' D + A' B' C D' + A' B' C D + A' B C' D' + A' B C' D + A B' C D + A B C D'; F1 = A' B' C' D' + A' B' C' D + A' B' C D' + A' B' C D + A' B C' D' + A' B C' D + A B' C' D + A B' C D'; F2 = A' B' C' D' + A' B' C' D + A' B' C D' + A' B' C D + A' B C' D' + A' B C' D + A B C' D; F3 = A' B' C' D' + A' B' C' D + A' B' C D' + A' B' C D + A' B C' D' + A' B C' D + A' B C D' + A B' C' D' + A B' C D + A B' C D' + A' B' C D + A' B C' D' + A' B C' D + A' B C D' + A B' C' D' + A B' C D + A B' C D' + A B' C D + A' B C' D' + A' B C' D F4 = A' B' C' D' + A' B' C' D + A' B' C D' + A' B' C D + A' B C' D' + A' B C' D F4 = A' B' C' D' + A' B' C' D + A' B' C D' + A B' C D + A' B C' D' + A' B C' D F4 = A' B' C' D' + A' B' C' D + A' B' C D' + A' B' C D + A' B C' D' + A' B C' D F4 = A' B' C' D' + A' B' C' D + A' B' C D' + A' B' C D + A' B C' D' + A' B C' D F5 = A' B' C' D' + A' B' C' D + A' B' C D' + A' B' C D + A' B C' D' + A' B C' D F6 = A' B' C' D' + A' B' C' D + A' B' C D' + A' B' C D + A' B C' D' + A' B C' D F6 = A' B' C' D' + A B C D' + A B C D;

Factored:

F0 = A' (C' + B') + C (A B D' + B' D); F1 = B' (C D' + C' D + A') + A' C'; F2 = C' (B D + A') + A' B'; F3 = B' C D + D' (B' C' + B C + A') + A' C'; F4 = A' C' + B' C + D'; F5 = D' (A B + C') + B C' + A' B'; F6 = A B C + C' (B' D' + A') + A' B';

Minimized:

F0 = A B C D' + B' C D + A' C' + A' B'; F1 = B' C D' + A' C' + B' C' D + A' B'; F2 = B C' D + A' B' + A' C'; F3 = A' D' + B C D' + B' C D + B' C' D' + A' C'; F4 = A' C' + B' C + D'; F5 = A B D' + A' B' + B C' + C' D'; F6 = A B C + B' C' D' + A' C' + A' B';

So coding that up we get Figure 5.

```
1 LIBRARY iee;

UE tee: std[adgs[164.sl];

1 -- simple module that connects the buttons on our Master 21EDA board.

-- trp://ftp.altera.com/up/pub/altera_Material/11.1/Laboratory_Exercises/Digital_Logic/DE2/vhd1/lab2_VHDL.pdf

ENTIFY part 13

1 EDSEG : OOT STD_LOGIC_VECTOR (5 DOWNTO 0); -- (3)=A, (2)=B, (1)=C, (0)=D

LEDSEG : OOT STD_LOGIC_VECTOR (5 DOWNTO 0); -- (3)=A, (2)=B, (1)=C, (0)=D

LEDSEG : OOT STD_LOGIC_VECTOR (5 DOWNTO 0); -- (3)=A, (2)=B, (1)=C, (0)=D

LEDSEG : OOT STD_LOGIC_VECTOR (5 DOWNTO 0); -- (3)=A, (2)=B, (1)=C, (0)=D

LEDSEG : OOT STD_LOGIC_VECTOR (5 DOWNTO 0); -- (3)=A, (2)=B, (1)=C, (0)=D

LEDSEG : OOT STD_LOGIC_VECTOR (5 DOWNTO 0); -- (3)=A, (2)=B, (1)=C, (0)=D

LEDSEG : OOT STD_LOGIC_VECTOR (5 DOWNTO 0); -- (3)=A, (2)=B, (1)=C, (0)=D

LEDSEG : OOT STD_LOGIC_VECTOR (5 DOWNTO 0); -- (3)=A, (2)=B, (1)=C, (0)=D

LEDSEG : OOT STD_LOGIC_VECTOR (5 DOWNTO 0); -- (3)=A, (2)=B, (1)=C, (0)=D

LEDSEG : OOT STD_LOGIC_VECTOR (5 DOWNTO 0); -- (3)=A, (2)=B, (1)=C, (0)=D

LEDSEG (0)= C (SUG ) ADD SW(2) AND SW(2) ADD SW(0)) OR

(NOT SW(3) ADD SW(2) AND SW(2) AND SW(0)) OR

(NOT SW(3) ADD NOT SW(1) AND NOT SW(0)) OR

(NOT SW(3) AND NOT SW(1) ADD SW (0)) OR

(NOT SW(3) AND NOT SW(1) ADD SW (0)) OR

(NOT SW(3) AND NOT SW(1) ADD SW (0)) OR

(NOT SW(3) AND NOT SW(1) ADD SW (0)) OR

(NOT SW(3) AND NOT SW(1) ADD SW (0)) OR

(NOT SW(3) AND NOT SW(1) ADD SW (0)) OR

(NOT SW(3) AND NOT SW(1) ADD SW (0) OR

(NOT SW(3) AND NOT SW(1) ADD NOT SW(0)) OR

(NOT SW(3) AND NOT SW(1) ADD NOT SW(0)) OR

(NOT SW(3) AND NOT SW(1) ADD NOT SW(0)) OR

(NOT SW(3) AND NOT SW(1)) OR

(NO
```

Figure 5: Voila!

Don't forget the pin assignments at Figure 6.

Node Name	Direction	Location	I/O Bank	VREF Group	I/O Standard	Reserved	Current Strength
ENABLE	Output	PIN_96	3	B3_N0	3.3-V LVdefault)		24mA (default)
LEDSEG[6]	Output	PIN_79	3	B3_N1	3.3-V LVdefault)		24mA (default)
LEDSEG[5]	Output	PIN_58	4	B4_N1	3.3-V LVdefault)		24mA (default)
LEDSEG[4]	Output	PIN_55	4	B4_N1	3.3-V LVdefault)		24mA (default)
LEDSEG[3]	Output	PIN_86	3	B3_N1	3.3-V LVdefault)		24mA (default)
LEDSEG[2]	Output	PIN_87	3	B3_N1	3.3-V LVdefault)		24mA (default)
LEDSEG[1]	Output	PIN_92	3	B3_N0	3.3-V LVdefault)		24mA (default)
LEDSEG[0]	Output	PIN_93	3	B3_N0	3.3-V LVdefault)		24mA (default)
D SW[3]	Input	PIN_43	4	B4_N1	3.3-V LVdefault)		24mA (default)
D SW[2]	Input	PIN_48	4	B4_N1	3.3-V LVdefault)		24mA (default)
D SW[1]	Input	PIN_40	4	B4_N1	3.3-V LVdefault)		24mA (default)
🕪 SW[0]	Input	PIN_45	4	B4_N1	3.3-V LVdefault)		24mA (default)

Figure 6

You should get a RTL somewhat like that at Figure 7.





Figure 7

If you bother to code it up in LogicFriday I just used the 8 LED output widget as in Figure 8. If your wire up F0..F6 from Figure 7 then the LED match up with the "0011000" etc. segment enable maps of the logic table so you can interpret them.

So, with everything working you should have the 7-segment display that is enabled off PIN_96 light up as per design.





Part II

We really simply need to note something for "Circuit A" from Figure 1.




Figure 9: Figure 1

"Circuit A" looks like it needs to morph $v_2..v_0$ somehow when z is high. z being high when z>9.

Let's paint this out.

We've four KEYS to give us 00 through 15 on the two displays.

The KEYS' column is to take into account that the keys (or buttons) on our board are pulled HIGH (so we want the table inverted to drive our design). Looking at Table 1 below we see that for "Circuit A", once past VAL "09", we want to map I[210] (101 down to 000) to the values under F[210] (111 down to 010).

KEYS	KEYS'	VAL	COMP			
0000	1 <mark>111</mark>	00	0			
0001	1 <mark>110</mark>	01	0			
0010	1 <mark>101</mark>	02	0			
0011	1 <mark>100</mark>	03	0			
0100	1 <mark>011</mark>	04	0			
0101	1 <mark>010</mark>	05	0			
0110	1001	06	0		e actual v	
0111	1000	07	0		the multip	lexor
1000	0111	08	0	output >	9	
1001	0110	<mark>09</mark>	0	I[210]		F[210]
1010	0 <mark>101</mark>	10	1	<mark>101</mark>	0	<mark>111</mark>
1011	0 <mark>100</mark>	11	1	<mark>100</mark>	1	<mark>110</mark>
1100	0 <mark>011</mark>	12	1	<mark>011</mark>	2	<mark>101</mark>
1101	0 <mark>010</mark>	13	1	<mark>010</mark>	3	<mark>100</mark>
1110	0 <mark>001</mark>	14	1	<mark>001</mark>	4	<mark>011</mark>
1111	0 <mark>000</mark> 0	15	1	<mark>000</mark>	5	<mark>010</mark>

Table 1

To wit, we need to power up Logic Friday (note the instruction in the Altera LAB is to avoid using IF/THEN and CASE etc.).

Thus Figure 10:

0	0				
0			0	1	0
0 0	1		0	1	1
) 1	0		0	0	1
) 1	1		Х	Х	Х
. 0	0		1	1	0
. 0	1		1	1	1
. 1	0		1	0	1
. 1	1		Х	Х	Х
	0 1 0	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	0 1 1 1 0 0 1 0 1 1 0 1	1 1 X 0 0 1 1 0 1 1 1 0	1 1 X X 0 0 1 1 1 0 1 1 1 1 0 1 1 1 1 0 1 1 0

Figure 10

Fun bit is the table is back to front, no matter just reverse things in your head (of course there is no stopping one from setting the columns in LogicFriday to read left to right). Note we are not using all the values so we can set 'X' or "Don't Care".

```
Entered by truth table:
    F0 = I0 I1' I2' + I0 I1' I2 + I0 I1 I2';
    F1 = I0' I1' I2' + I0' I1' I2 + I0 I1' I2' + I0 I1' I2;
    F2 = I0' I1' I2 + I0' I1 I2' + I0 I1' I2 + I0 I1 I2';
Minimized:
    F0 = I0;
    F1 = I1';
    F2 = I2 + I1;
```

Coded up as Figure 11 below.

```
LIBRARY ieee;
1
2
     USE ieee.std_logic_1164.all;
3
4
    ENTITY circuita IS
5
    | ---
       PORT (
 6
    Ξ
7
                  INPUT : IN STD_LOGIC_VECTOR (2 DOWNTO 0); -- (2)=A, (1)=B, (0)=C
8
                  OUTPUT : OUT STD LOGIC VECTOR (2 DOWNTO 0) -- F0, F1, F2
9
              );
     );
END circuita;
10
11
12

    ARCHITECTURE Behavior OF circuita IS

13
    BEGIN
14
         OUTPUT(0) <= INPUT(0);
15
16
         OUTPUT(1) <= NOT INPUT(1);
17
         OUTPUT(2) <= INPUT(2) OR INPUT(1);
18
     END Behavior;
19
```

Figure 11

The "Comparator" is straight forward (again taking into account the input buttons being pulled HIGH) and thus Figure 12:

Term	Α	В	С	D	=>	OUTPUT
0	0	0	0	0		1
1	0	0	0	1		1
2	0	0	1	0		1
3	0	0	1	1		1
4	0	1	0	0		1
5	0	1	0	1		1
6	0	1	1	0		0
7	0	1	1	1		0
8	1	0	0	0		0
9	1	0	0	1		0
10	1	0	1	0		0
11	1	0	1	1		0
12	1	1	0	0		0
13	1	1	0	1		0
14	1	1	1	0		0
15	1	1	1	1		0

```
Figure 12
```

```
August 29, 2015[ALTERA ® VHDL DIGITAL LOGIC LAB 2 PORT TO MASTERAugust 29, 201521EDA BASIC CYCLONE II EXPERIMENTER'S BOARD]
```

```
Entered by truthtable:
    OUTPUT = A' B' C' D' + A' B' C' D + A' B' C D' + A' B' C D + A' B
    C' D' + A' B C' D;
Minimized:
    OUTPUT = A' C' + A' B';
```

All that and all it becomes is Figure 13 below.

```
1
    LIBRARY ieee;
2
    USE ieee.std logic 1164.all;
3
   ENTITY comparator IS
 4
    □ PORT ( INPUT : IN STD LOGIC VECTOR (3 DOWNTO 0); -- (3)=A, (2)=B, (1)=C, (0)=D
 5
            OUTPUT : OUT STD_LOGIC -- F0, F1, F2
 6
 7
          );
    END comparator;
8
9
   ARCHITECTURE Behaviour OF comparator IS
10
11
    BEGIN
     U OUTPUT <= (NOT INPUT(3) AND NOT INPUT(1)) OR (NOT INPUT(3) AND NOT INPUT(2));</pre>
12
13
   END Behaviour;
```

Figure 13

The 7 segment code is from the previous Part I however, we drop the inbuilt enable as we are using the DE1_disp module from LAB 1 Part VI solution. We have fixed the "ghost" character we incurred with the original code by using the following code over the page. We'll assign d_0 and d_1 (from Figure 9: Figure 1) to HEX0 and HEX1 inputs respectively (Figure 14). We'll drive the other two inputs to blank out the 3rd and 4th displays.

```
[ALTERA <sup>®</sup> VHDL DIGITAL LOGIC LAB 2 PORT TO MASTER
21EDA BASIC CYCLONE II EXPERIMENTER'S BOARD]
```

```
LIBRARY ieee;
 1
 2
     USE ieee.std logic 1164.all;
 3
    ENTITY DE1 disp IS
 4
    PORT ( HEX0, HEX1, HEX2, HEX3: IN STD LOGIC VECTOR (6 DOWNTO 0);
 5
                clk : IN STD LOGIC;
 6
7
               HEX : OUT STD LOGIC VECTOR (6 DOWNTO 0);
8
               DISPn: OUT STD LOGIC VECTOR(3 DOWNTO 0));
9
     END DE1_disp;
10
11
    ARCHITECTURE Behavior OF DE1 disp IS
12
    \Box
       COMPONENT sweep
13
    Ξ
           Port ( mclk
                           : in STD LOGIC;
14
                   sweep out : out std logic vector(2 downto 0));
       END COMPONENT;
15
16
       SIGNAL M : STD LOGIC VECTOR (2 DOWNTO 0);
17
18
19
     BEGIN -- Behavior
20
21
         S0: sweep PORT MAP (clk,M);
22
23
         HEX <= HEXO WHEN M = "000" ELSE
               HEX1 WHEN M = "010" ELSE
24
               HEX2 WHEN M = "100" ELSE
25
               HEX3 WHEN M = "110" ELSE
26
27
                "1111111";
28
         DISPn <= "1110" WHEN M = "000" ELSE
29
                 "1101" WHEN M = "010" ELSE
30
31
                 "1011" WHEN M = "100" ELSE
                 "0111" WHEN M = "110" ELSE
32
                 "1111";
33
34
35
     END Behavior;
```

Figure 14

Circuit B is simply either 7-segment '0' WHEN z='0' ELSE 7-segment '1' WHEN z='1' (using VHDL lingo). The upshot is that Brian (Brian Drummond on Stack Overflow) pointed out the actual problem was the saturation of the bipolar transistor on the board – meaning once it was charged up (enabled) it then took time to drain and the "ghost" was the transistor still driven open (driving circuit to ground) into the next digit time slot.

Without ceremony, "Circuit B" at Figure 15 over the page.

```
1
      LIBRARY ieee;
 2
      USE ieee.std logic 1164.all;
 3
 4
    ENTITY circuitb IS
       PORT (SW : IN STD LOGIC;
 5
    Ξ
               LEDSEG : OUT STD LOGIC VECTOR (6 DOWNTO 0)
 6
 7
               );
     LEND circuitb;
 8
 9
    ARCHITECTURE Behavior OF circuitb IS
10
    BEGIN
11
          -- SEG A : F0 = A B C D' + B' C D + A' C' + A' B' ;
12
        LEDSEG(0) <= SW;</pre>
        -- SEG B : F1 = B' C D' + A' C' + B' C' D + A' B' ;
13
14
       LEDSEG(1) <= '0';
15
        -- SEG C : F2 = B C' D + A' B' + A' C' ;
       LEDSEG(2) <= '0';
16
17
       -- SEG D : F3 = A' D' + B C D' + B' C D + B' C' D' + A' C' ;
18
       LEDSEG(3) \ll SW;
       -- SEG E : F4 = A' C' + B' C + D';
19
       LEDSEG(4) \ll SW;
20
        -- SEG F : F5 = A B D' + A' B' + B C' + C' D';
21
22
        LEDSEG(5) \ll SW;
        -- SED G : A B C + B' C' D' + A' C' + A' B' ;
23
24
        LEDSEG(6) <= '1';
25
      END Behavior;
26
```

Figure 15

To sum up then, we need to assemble a number of components. The definitions being below at Figure 16.

```
19
    COMPONENT circuita PORT ( INPUT : IN STD LOGIC VECTOR (2 DOWNTO 0);
20
                                OUTPUT : OUT STD LOGIC VECTOR (2 DOWNTO 0)); END COMPONENT;
21
22
    COMPONENT segseven PORT ( SW
                                      : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
23
                               LEDSEG : OUT STD LOGIC VECTOR (6 DOWNTO 0)); END COMPONENT;
24
25
    COMPONENT circuitb PORT ( SW
                                     : IN STD LOGIC;
26
                               LEDSEG : OUT STD_LOGIC_VECTOR (6 DOWNTO 0)); END COMPONENT;
27
28
    COMPONENT comparator PORT ( INPUT : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
29
                                 OUTPUT : OUT STD LOGIC ); END COMPONENT;
30
31
    COMPONENT mplex PORT ( V : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
32
                            M : OUT STD LOGIC;
33
                             Z : IN STD LOGIC ); END COMPONENT;
34
35
    COMPONENT DE1 disp PORT ( HEX0, HEX1, HEX2, HEX3 : IN STD LOGIC VECTOR (6 DOWNTO 0);
36
                clk : IN STD_LOGIC;
37
                HEX : OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
38
                DISPn: OUT STD_LOGIC_VECTOR(3 DOWNTO 0)); END COMPONENT;
39
```

Figure 16

The first 5 relating to the design in Figure 9: Figure 1 and the sixth being our tailoring of the Master 21EDA so that the 7-segment LED displays act somewhat like the ones on the DE1.

Wired up (in code) the result looks fine. More or less mimicking the design at Figure 9: Figure 1 as one would hope.




Figure 17

To wire it up we literally need some (signal) wires and so: we define: s_m(3..0), HOLD_LOW, s_z, s_ao(2..0), s_ai(2..0), HEX_0(6..0), HEX1(6..0), BLANK(6..0).



Figure 18

To help decipher the wiring have a look at Figure 19 over the page.




Figure 19

The final step, once compiled, is to wire up the design to pins as in Figure 20 below.

Node Name	Direction	Location
BUTTONS[3]	Input	PIN_45
BUTTONS[2]	Input	PIN_40
BUTTONS[1]	Input	PIN_48
BUTTONS[0]	Input	PIN_43
🗈 dk_in	Input	PIN_17
DISP[3]	Output	PIN_99
DISP[2]	Output	PIN_97
DISP[1]	Output	PIN_96
DISP[0]	Output	PIN_94
LED[6]	Output	PIN_79
LED[5]	Output	PIN_58
LED[4]	Output	PIN_55
LED[3]	Output	PIN_86
LED[2]	Output	PIN_87
LED[1]	Output	PIN_92
LED[0]	Output	PIN_93

Figure 20

Voila!

No ghost!

[ALTERA [®] VHDL DIGITAL LOGIC LAB 2 PORT TO MASTER 21EDA BASIC CYCLONE II EXPERIMENTER'S BOARD]





Figure 21

Part III


A ripple carry OR full adder in Figure 22:





Begets Figure 23 in Deeds' Digital Circuit Simulator:

[ALTERA [®] VHDL DIGITAL LOGIC LAB 2 PORT TO MASTER 21EDA BASIC CYCLONE II EXPERIMENTER'S BOARD]






You can see above where there are test points on the carry flags and 1+1=2 with a carry flagged as one would expect. Now have a play. Is there a carry on 1+2? On 2+2? On 1+3? On 3+1?

This will be our test generator to check our LED outputs against inputs.

Now of course this is cheating! But LogicFriday allows you to draw your circuit as in Figure 24



When you submit you get your equations – minimized of course at Figure 24.




Figure 24

It is then straight forward to code up as in Figure 25.

```
library ieee;
 1
 2
      USE ieee.std logic 1164.all;
    ENTITY adder IS
 4
    PORT (b : IN STD_LOGIC;
a : IN STD_LOGIC;
ci : IN STD_LOGIC;
 5
 6
 8
             co : OUT STD LOGIC;
             s : OUT STD_LOGIC) ;
     END adder;
10
11
12
    HARCHITECTURE Behavior OF adder IS
13
    BEGIN
14
         s <= (ci AND NOT a AND NOT b) OR (NOT ci AND a AND NOT b) OR (NOT ci AND NOT a AND b) OR (ci AND a AND b);
15
     co <= (ci AND a) OR (ci AND b) OR ( a AND b);
16
     END Behavior;
17
```



Now we weave Figure 23 into code at Figure 26.

```
1
      library ieee;
      USE ieee.std logic 1164.all;
 2
 3
 4
    ENTITY ripple adder IS
    PORT (b in : IN STD LOGIC VECTOR (3 DOWNTO 0);
 5
           a in : IN STD LOGIC VECTOR (3 DOWNTO 0);
 6
 7
           c in : IN STD LOGIC;
           c_out : OUT STD LOGIC;
 8
 9
           s out : OUT STD LOGIC VECTOR (3 DOWNTO 0)) ;
10
     END ripple_adder;
11
    ARCHITECTURE Behavior OF ripple_adder IS
12
13
     SIGNAL c1, c2, c3: STD LOGIC;
14
15
    COMPONENT adder
16 PORT (b : IN STD LOGIC;
           a : IN STD_LOGIC;
17
18
           ci : IN STD LOGIC;
           co : OUT STD LOGIC;
19
           s : OUT STD LOGIC) ; END COMPONENT;
20
21
     BEGIN
22
      FA3: adder PORT MAP (b=> b_in(3), a=> a_in(3), ci=>c3, co=>c_out, s=>s_out(3));
23
24
      FA2: adder PORT MAP (b=> b_in(2), a=> a_in(2), ci=>c2, co=>c3, s=>s_out(2));
25
      FA1: adder PORT MAP (b=> b_in(1), a=> a_in(1), ci=>c1, co=>c2, s=>s_out(1));
     FA0: adder PORT MAP (b=> b_in(0), a=> a_in(0), ci=>c_in, co=>c1, s=>s_out(0));
26
27
      END Behavior;
28
```

Figure 26

Now, remember we are short switches so we need to cheat and use the schematic capture. We need 4 times 1 bit lpm_constant (Figure 27 over page) for our 'b_in[3..0]' input. Well feed input 'a_in[3..0]' from the switches. May as well have an adjustable carry input as well. The schematic looks like Figure 28 over the page.

LPM_Constants explanation is at: http://quartushelp.altera.com/current/master.htm

[ALTERA [®] VHDL DIGITAL LOGIC LAB 2 PORT TO MASTER 21EDA BASIC CYCLONE II EXPERIMENTER'S BOARD]





Figure 27





Note the naming on the "b_in[3..0]" buss in Figure 28. At the buss end you still need to name the buss as it didn't do what I thought might be the intuitive thing to do, that is to pick up the name of the inputs. Likely makes sense though since, being a buss, it might have a raft of input/output points.


The trick is at the other end, on the 1-bit constants is using the 'wire' within the buss we are interested in at each constant – which represent I3=8, I2=4, I1=2 and I0=1.

To make this clearer read Table 2 below.

Table 2

Binary	Pin	Ripple	Constant	Ripple	Ripple
Value		a_in	ID	b_in	Out
8	PIN_45	a_in[3]	13	b_in[3]	s_out[3]
4	PIN_40	a_in[2]	12	b_in[2]	s_out[2]
2	PIN_48	a_in[1]	11	b_in[1]	s_out[1]
1	PIN_43	a_in[0]	10	b_in[0]	s_out[0]

In any event now we are cooking. Open the "In-System Memory Content Editor" shown at Figure 29.



Refer to Quartus II Handbook Version 11.1 Volume 3: Verification Section IV. System Debugging Tools for information on how to use the "In-System Memory Content Editor". Especially "15. In-System Modification of Memory and Constants".

Once you are familiar with the tool, or at least while you have the manual open, you can modify the b_in[] values as displayed in Figure 30.

[ALTERA [®] VHDL DIGITAL LOGIC LAB 2 PORT TO MASTER 21EDA BASIC CYCLONE II EXPERIMENTER'S BOARD]

	mory Content Edito rocessing <u>T</u> ools <u>W</u>		ments/GitHub	/fpga_experiments	/small_board/LA	ABS/digital_logic/vhdl/lab2/part3/p — 🗆 🗙
Instance Manager: 🛐 😰 🔳 🖳 Acquisition in progress					🛛 🕑 🗙	JTAG Chain Configuration: JTAG ready
Index	Instance ID	Status	Width	Depth	Type	Hardware: USB-Blaster [USB-0] Setup
0 1 2 3 4	aas 13 12 12 12	Unloading data Not running Unloading data Unloading data	1 1 1 1	1 1 1 1	Consta Consta Consta Consta Consta	Device: ③1: EP2C5 (0x02081000) · Scan Chain File:
Instance 0: aas					▶	
000000 0						
instance 1: I3						
instance 2: I2						
000000 1						
nstance 3: I2						
000000 0						
Instance 4: I2						
000000 0						
				Γ	0%	00:00:00 Instance 1: I3 Word: Bit:

Figure 30

Now if your kindergarten math is up to scratch you can now play with adding binary. Again, you can cross check with simulation of the circuit in Deeds at Figure 23.

Part IV

Part V

Part VI



You may now SCREAM!!