##  <br> PDF Resources: Designing the Hardware

[1] Laboratory Exercise 2 Numbers and Displays
[2] Translated manual for Master 21EDA board
[3] Altera DE1 Board

## Tools

[4] Digital Electronics Education Design Suite (DEEDS)

## [5] LogicFriday

## Contents

References on Web $\boldsymbol{\mho}_{\text {厄i, }}$
Introduction................................................................................................................................ 2
Part I ........................................................................................................................................... 4
Part II ........................................................................................................................................... 10
Part III ........................................................................................................................................ 18
Part IV ........................................................................................................................................ 24
Part V ........................................................................................................................................ 24
Part VI ........................................................................................................................................ 24
You may now SCREAM!! ............................................................................................................ 24

## Introduction

The Headings in red in this document will mirror the headings in the Altera ${ }^{\circledR}$ tutorial Ref [1] so you can easily map between documents. You WILL NEED Ref [1] at least as this document is only providing the gotchas when walking through Ref [1]. Additional Headings in blue are internal to this document - used to break things up as you would expect headings to do.

Read the previous paragraph again. You are reading this document along with the Altera ${ }^{\circledR}$ tutorial [1].

Remember also from the blog, we are now using Quartus ${ }^{\circledR}$ II version 11.1 - driven by the chip on the board, the 144-pin EP2C5T144C8 Cyclone II. The predominant difference is the transitioning from SPOC to Qsys as system on chip designer. Both are available in 11.1, which suits us because there is a lot of free info on web for SOPC based design.

## Legend:



If I have been stumped by something I will use the image to the left to let you know a little investigation was in order.


If an important "Ah Ha!" moment occurred, I will also let you know.


If you're to go to the web I will give the hint.


350
Now don't forget something very important. Quartus ${ }^{\circledR}$ II is clunky. Recall from the blog the crashing. What you will find is you may need to delete project and start again a couple of times so be prepared both spiritually and emotionally. You will find the Altera ${ }^{\circledR}$ tutorial leaves things out (which we will try to catch). You will also find, as I did, the tool may not even crash, but will not react to menu selections etc. Just take a deep breath and SCREAM, get over it and try again. Of course, that was while we were using 10.1, the switch to 11.1 may have changed that - we'll see ... whoops, yes there we are (Figure 1).


Figure 1: Same old problem


Don't forget; as we build projects for each part of the lab remember to set unused pins.


Figure 2. An important missing step.
Open "Device" dialog (Figure 2) and you will see a button "Device and Pin Options ...", select that (Figure 3). This button doesn't exist on the dialog when the project is created so you will need to do this as separate step - right now.


Figure 3. We need to do something with our unused pins!

Change unused pins to tri-stated inputs (Figure 4).


Figure 4. Tell the pins to be "quiet"
Note also, I will be calling out figures, occasionally, from the Altera ${ }^{\circledR}$ tutorial so I will use Figure x for figures internal to this document and Figure $y$ when referring to figures in the Altera ${ }^{\circledR}$ tutorial. Similarly, I will use Step $x$. Table $x$. etc. to help remind you to go to the Altera ${ }^{\circledR}$ tutorial.

Ready, set, let's go.

## Part I

We run straight into a problem with this part of Laboratory 2 as it requires 10 switches so we know we need another way of doing this. As we did in Part V of Digital Labs Part 1, we can use constants to get around the absence of switches. Or, we can opt to drop one of the LED circuits - we have four switches yes and the problem uses four switches per segment. Yes, we'll do that.

Other than that, we just sketch out our LED segment lighting and then use LogicFriday to build a truth table.



5 Part I| Organic $\sim$ Monkey ${ }^{\sim}$ Motion



The truth table becomes:

Entered by truthtable:

```
FO = A' B' C' D' + A' B' C' D + A' B' C D' + A' B' C D + A' B C' D' + A' B C' D
+ A B' C D + A B C D';
F1 = A' B' C' D' + A' B' C' D + A' B' C D' + A' B' C D + A' B C' D' + A' B C' D
+ A B' C' D + A B' C D';
F2 = A' B' C' D' + A' B' C' D + A' B' C D' + A' B' C D + A' B C' D' + A' B C' D
+ A B C' D;
F3 = A' B' C' D' + A' B' C' D + A' B' C D' + A' B' C D + A' B C' D' + A' B C' D
+ A' B C D' + A B' C' D' + A B' C D + A B C D';
F4 = A' B' C' D' + A' B' C' D + A' B' C D' + A' B' C D + A' B C' D' + A' B C' D
+ A' B C D' + A B' C' D' + A B' C D' + A B' C D + A B C' D' + A B C D';
F5 = A' B' C' D' + A' B' C' D + A' B' C D' + A' B' C D + A' B C' D' + A' B C' D
+ A B' C' D' + A B C' D' + A B C' D + A B C D';
F6 = A' B' C' D' + A' B' C' D + A' B' C D' + A' B' C D + A' B C' D' + A' B C' D
+ A B' C' D' + A B C D' + A B C D;
```


## Factored:

```
FO = A' (C' + B') + C (A B D' + B' D);
F1 = B' (C D' + C' D + A') + A' C';
F2 = C' (B D + A') + A' B';
F3 = B' C D + D' (B' C' + B C + A') + A' C';
F4 = A' C' + B' C + D';
F5 = D' (A B + C') + B C' + A' B';
F6 = A B C + C' (B' D' + A') + A' B';
```

Minimized:

```
FO = A B C D' + B' C D + A' C' + A' B' ;
F1 = B' C D' + A' C' + B' C' D + A' B' ;
F2 = B C' D + A' B' + A' C' ;
F3 = A' D' + B C D' + B' C D + B' C' D' + A' C' ;
F4 = A' C' + B' C + D';
F5 = A B D' + A' B' + B C' + C' D';
F6 = A B C + B' C' D' + A' C' + A' B' ;
```

So coding that up we get Figure 5.

```
LIBRARY ieee;
G-- simple module that connects the buttons on our Master 21EDA board.
|-- based on labs from Altera
ftp://ftp.altera.com/up/pub/Altera_Material/11.1/Laboratory_Exercises/Digital_Logic/DE2/vhdl/lab2_VHDL.pdf
\boxminusENTITY part1 Is
M PORT (SW: IN STD IOGIC VECTOR (3 DOWNTO 0);-- (3)=A, (2)=B,\quad(1)=C,\quad(0)=D
ENABLE : OUT SID_LOGIC); -- segments of our displays
\boxminusARCHITECTURE Behavior OF part1 IS
@bEGIN
    ENABLE <= '0';
    -- SEG A : FO = ABCD' + B'CD + A' C' + A' B' ;
    LEDSEG(0) <= (SW(3) AND SW (2) AND SW(1) AND NOT SW(0)) OR
        (NOT SW(2) AND SW(1) AND SW(0)) OR
        (NOT SW (3) AND NOT SW(1)) OR
    -- SEG B : F1 = B'C C' + A' C' + B' C'D + A' B';
        (NOT SW (2) AND SW(1) AND NOT
        (NOT SW(2) AND NOT SW (1) AND SW (0)) OR
        (NOT SW(3) AND NOT SW(2));
    LEDSEG(2) <= (SW(2) AND NOT SW(1) AND SW(0)) OR
        (NOT SW(3) AND NOT SW(2)) OR
        (NOT SW(3) AND NOT SW(1));
    - SEGD:F3 =A D' + B C D' + B'C D + B' C' D' + A' C'
    LEDSEG(3) <= (NOT SW(3) AND NOT SW(0)) OR
        (SW(2) AND SW(1) AND NOT SW(0)) OR
        (NOT SW(2) AND NOT SW(1) AND NOT SW(0)) OR
        (NOT SW(3) AND NOT SW(1)),
    SEG E : F4 = A' C' + B' C + D';
    LEDSEG(4) <= (NNOT SW(3) AND NOT SW(1)) OR
                (NOT SW(0));
    -SEGF:F5 =A B D' + A' B' + B C' + C' D';
    LEDSEG(5) <= (SW (3) AND SW (2) AND NOI SW (0)) OR
                (NOT SW(3) AND NOT SW(2)) OR
                (NOT SW(1) AND NOT SW(0));
    SEDG:ABC B C B'C'D
    LEDSEG (6) <= (SW (3) AND SW (2) AND SW (1)) OR
                (NOT SW(2) AND NOT SW(1) AND NOT SW(0)) OR
                (NOT SW(3) AND NOT SW(1)) OB
                    (NOT SW(3) AND NOT SW(2));
50 END Behavior;
```

Don't forget the pin assignments at Figure 6.

| Node Name | Direction | Location | I/O Bank | VREF Group | I/O Standard | Reserved | Current Strength |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - ENABLE | Output | PIN_96 | 3 | B3_N0 | 3.3-V LV...default) |  | 24 mA (default) |
| * LEDSEG[6] | Output | PIN_79 | 3 | B3_N1 | 3.3-V LV...default) |  | 24 mA (default) |
| - 1 LEDSEG[5] | Output | PIN_58 | 4 | B4_N1 | 3.3-V LV...default) |  | 24 mA (default) |
| -2) LEDSEG[4] | Output | PIN_55 | 4 | B4_N1 | 3.3-V LV...default) |  | 24 mA (default) |
| -lㅇ) LEDSEG[3] | Output | PIN_86 | 3 | B3_N1 | 3.3-V LV...default) |  | 24 mA (default) |
| - [ LEDSEG[2] | Output | PIN_87 | 3 | B3_N1 | 3.3-V LV...default) |  | 24 mA (default) |
| (0) LEDSEG[1] | Output | PIN_92 | 3 | B3_N0 | 3.3-V LV...default) |  | 24 mA (default) |
| *(0) LEDSEG[0] | Output | PIN_93 | 3 | B3_N0 | 3.3-V LV...default) |  | 24 mA (default) |
| $\pm S W[3]$ | Input | PIN_43 | 4 | B4_N1 | 3.3-V LV...default) |  | 24 mA (default) |
| $\perp \operatorname{SW}[2]$ | Input | PIN_48 | 4 | B4_N1 | 3.3-V LV...default) |  | 24 mA (default) |
| $\perp S W[1]$ | Input | PIN_40 | 4 | B4_N1 | 3.3-V LV...default) |  | 24 mA (default) |
| $\perp \mathrm{SW}[0]$ | Input | PIN_45 | 4 | B4_N1 | 3.3-V LV...default) |  | 24 mA (default) |

Figure 6
You should get a RTL somewhat like that at Figure 7.


Figure 7
If you bother to code it up in LogicFriday I just used the 8 LED output widget as in Figure 8. If your wire up F0..F6 from Figure 7 then the LED match up with the " 0011000 " etc. segment enable maps of the logic table so you can interpret them.

So, with everything working you should have the 7-segment display that is enabled off PIN_96 light up as per design.


Figure 8

## Part II

We really simply need to note something for "Circuit A" from Figure 1.


Figure 9: Figure 1
"Circuit $A$ " looks like it needs to morph $v_{2} . . v_{0}$ somehow when $z$ is high. $z$ being high when $z>9$.

Let's paint this out.
We've four KEYS to give us 00 through 15 on the two displays.

The KEYS' column is to take into account that the keys (or buttons) on our board are pulled HIGH (so we want the table inverted to drive our design). Looking at Table 1 below we see that for "Circuit A", once past VAL "09", we want to map I[210] (101 down to 000) to the values under F[210] (111

## down to 010).

Table 1


To wit, we need to power up Logic Friday (note the instruction in the Altera LAB is to avoid using IF/THEN and CASE etc.).

Thus Figure 10:

| Term | I0 | II | I2 | $\Rightarrow$ | F0 | F1 | F2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |  | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 |  | 0 | 1 | 1 |
| 2 | 0 | 1 | 0 |  | 0 | 0 | 1 |
| 3 | 0 | 1 | 1 |  | X | X | X |
| 4 | 1 | 0 | 0 |  | 1 | 1 | 0 |
| 5 | 1 | 0 | 1 |  | 1 | 1 | 1 |
| 6 | 1 | 1 | 0 |  | 1 | 0 | 1 |
| 7 | 1 | 1 | 1 |  | X | X | X |

Figure 10
Fun bit is the table is back to front, no matter just reverse things in your head (of course there is no stopping one from setting the columns in LogicFriday to read left to right). Note we are not using all the values so we can set ' $X$ ' or "Don't Care".

```
Entered by truth table:
    FO = IO I1' I2' + IO I1' I2 + IO I1 I2';
    F1 = I0' I1' I2' + IO' I1' I2 + IO I1' I2' + IO I1' I2;
    F2 = I0' I1' I2 + IO' I1 I2' + I0 I1' I2 + I0 I1 I2';
```

Minimized:
$\mathrm{FO}=\mathrm{IO}$;
F1 = I1';
F2 = I2 + I1;

Coded up as Figure 11 below.

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
\squareNTITY circuita IS
|-- PORT (
                INPUT : IN STD LOGIC VECTOR (2 DOWNTO 0); -- (2)=A, (1)=B, (0)=C
                OUTPUT : OUT STD_LOGIC_VECTOR (2 DOWNTO 0) -- F0, F1, F2
            );
    END circuita;
\squareARCHITECTURE Behavior OF circuita IS
\squareBEGIN
    OUTPUT(0) <= INPUT (0);
        OUTPUT(1) <= NOT INPUT (1);
        OUTPUT(2) <= INPUT(2) OR INPUT (1);
    END Behavior;
```

Figure 11
The "Comparator" is straight forward (again taking into account the input buttons being pulled HIGH) and thus Figure 12:

| Term | A | B | C | D | A> | OUTPUT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |  | 1 |
| 1 | 0 | 0 | 0 | 1 |  | 1 |
| 2 | 0 | 0 | 1 | 0 |  | 1 |
| 3 | 0 | 0 | 1 | 1 |  | 1 |
| 4 | 0 | 1 | 0 | 0 |  | 1 |
| 5 | 0 | 1 | 0 | 1 |  | 1 |
| 6 | 0 | 1 | 1 | 0 |  | 0 |
| 7 | 0 | 1 | 1 | 1 |  | 0 |
| 8 | 1 | 0 | 0 | 0 |  | 0 |
| 9 | 1 | 0 | 0 | 1 |  | 0 |
| 10 | 1 | 0 | 1 | 0 |  | 0 |
| 11 | 1 | 0 | 1 | 1 |  | 0 |
| 12 | 1 | 1 | 0 | 0 |  | 0 |
| 13 | 1 | 1 | 0 | 1 |  | 0 |
| 14 | 1 | 1 | 1 | 0 |  | 0 |
| 15 | 1 | 1 | 1 | 1 |  | 0 |

Figure 12

```
Entered by truthtable:
    OUTPUT = A' B' C' D' + A' B' C' D + A' B' C D' + A' B' C D + A' B
    C' D' + A' B C' D;
Minimized:
    OUTPUT = A' C' + A' B';
```

All that and all it becomes is Figure 13 below.

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
\squareENTITY comparator IS
\squarePORT ( INPUT : IN STD_LOGIC_VECTOR (3 DOWNTO 0); -- (3)=A, (2)=B, (1)=C, (0)=D
        OUTPUT : OUT STD_LOGIC--- FO, F1, F2
    );
END comparator;
@ARCHITECTURE Behaviour OF comparator IS
\squareBEGIN
L OUTPUT <= (NOT INPUT (3) AND NOT INPUT(1)) OR (NOT INPUT(3) AND NOT INPUT (2));
    END Behaviour;
```

Figure 13
The 7 segment code is from the previous Part I however, we drop the inbuilt enable as we are using the DE1_disp module from LAB 1 Part VI solution. We have fixed the "ghost" character we incurred with the original code by using the following code over the page. We'll assign $\mathrm{d}_{0}$ and $\mathrm{d}_{1}$ (from Figure 9: Figure 1) to HEXO and HEX1 inputs respectively (Figure 14). We'll drive the other two inputs to blank out the $3^{\text {rd }}$ and $4^{\text {th }}$ displays.

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
GENTITY DE1_disp IS
    PORT ( \overline{HEX0, HEX1, HEX2, HEX3: IN STD_LOGIC VECTOR(6 DOWNTO 0);}
        clk : IN STD_LOGIC;
        HEX : OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
            DISPn: OUT STD_LOGIC_VECTOR(3 DOWNTO 0));
END DE1_disp;
\squareARCHITECTURE Behavior OF DE1_disp IS
    COMPONENT sweep
            Port (mclk : in STD_LOGIC;
                sweep_out : out std_logic_vector(2 downto 0));
    END COMPONENT;
    SIGNAL M : STD_LOGIC_VECTOR(2 DOWNTO 0);
BEGIN -- Behavior
    SO: sweep PORT MAP (clk,M);
    HEX <= HEXO WHEN M = "OOO" ELSE
            HEX1 WHEN M = "010" ELSE
            HEX2 WHEN M = "100" ELSE
            HEX3 WHEN M = "110" ELSE
            "1111111";
        DISPn <= "1110" WHEN M = "OOO" ELSE
            "1101" WHEN M = "010" ELSE
            "1011" WHEN M = "100" ELSE
            "O111" WHEN M = "110" ELSE
            "1111";
    END Behavior;
```

Figure 14
Circuit B is simply either 7 -segment ' 0 ' WHEN $z={ }^{\prime} 0$ ' ELSE 7 -segment ' 1 ' WHEN $z=$ ' 1 ' (using VHDL lingo). The upshot is that Brian (Brian Drummond on Stack Overflow) pointed out the actual problem was the saturation of the bipolar transistor on the board - meaning once it was charged up (enabled) it then took time to drain and the "ghost" was the transistor still driven open (driving circuit to ground) into the next digit time slot.

Without ceremony, "Circuit B" at Figure 15 over the page.

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
GENTITY circuitb IS
\squarePORT (SW : IN STD_LOGIC;
        LEDSEG : OUT STD_LOGIC_VECTOR (6 DOWNTO 0)
        );
    END circuitb;
    GARCHITECTURE Behavior OF circuitb IS
\squareBEGIN
            -- SEG A : FO = ABC D' + B'CD D A A' C' + A' B' ;
        LEDSEG(0) <= SW;
        -- SEG B : F1 = B' C D' + A' C' + B' C' D + A' B' ;
        LEDSEG(1) <= '0';
        -- SEG C : F2 = B C' D + A' B' + A' C' ;
        LEDSEG(2) <= '0';
        -- SEG D : F3 = A' D' + B C D' + B'C D + B' C' D' + A' C' ;
        LEDSEG(3) <= SW;
        -- SEGE : F4 = A' C' + B'C + D';
        LEDSEG(4) <= SW;
        -- SEG F:F5 = A B D' + A' B' + B C' + C' D';
        LEDSEG(5) <= SW;
        -- SEDG : ABC + B' C' D' + A' C' + A' B' B'
        LEDSEG(6) <= '1';
    END Behavior;
```


## Figure 15

To sum up then, we need to assemble a number of components. The definitions being below at Figure 16.

```
\boxminusCOMPONENT circuita PORT ( INPUT : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
    OUTPUT : OUT STD_LOGIC _VECTOR (2 DOWNTO 0)); END COMPONENT;
\squareCOMPONENT segseven PORT ( SW : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    LEDSEG : OUT STD_IOGIC_VECTOR (6 DOWNTO 0)); END COMPONENT;
\squareCOMPONENT circuitb PORT ( SW : IN STD LOGIC;
    LEDSEG : OUT STD_LOGIC_VECTOR (6 DOWNTO 0)); END COMPONENT;
\squareCOMPONENT comparator PORT ( INPUT : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
        OUTPUT : OUT STD_LOGIC); END COMPONENT;
\emptysetCOMPONENT mplex PORT ( v : IN STD LOGIC VECTOR (1 DOWNTO 0);
    M : OUT STD_LOGIC;
    z : IN STD_LOGIC ); END COMPONENT;
\emptysetCOMPONENT DE1_disp PORT ( HEX0, HEX1, HEX2, HEX3 : IN STD_LOGIC_VECTOR(6 DOWNTO 0);
    clk : IN STD_LOGIC;
    HEX : OUT STD LOGIC VECTOR(6 DOWNTO 0);
    DISPn: OUT STD_LOGI\overline{C}_VECTOR(3 DOWNTO 0)); END COMPONENT;
```

Figure 16
The first 5 relating to the design in Figure 9: Figure 1 and the sixth being our tailoring of the Master 21EDA so that the 7-segment LED displays act somewhat like the ones on the DE1.

Wired up（in code）the result looks fine．More or less mimicking the design at Figure 9：Figure 1 as one would hope．


Figure 17
To wire it up we literally need some（signal）wires and so：we define：s＿m（3．．0），HOLD＿LOW，s＿z， s＿ao（2．．0），s＿ai（2．．0），HEX＿0（6．．0），HEX1（6．．0），BLANK（6．．0）．

```
\squareARCHITECTURE Behaviour of part2 IS
    SIGNAL s_m: STD_LOGIC_VECTOR (3 DOWNTO 0);
    SIGNAL HOLD_LOW, s_z \ STD_LOGIC;
    SIGNAL s_ao, s_ai: STD_LOGIC_VECTOR (2 DOWNTO 0);
    SIGNAL HEX_0, HEX_1, BLANK: STD_LOGIC_VECTOR (6 DOWNTO 0);
⿴COMPONENT circuita PORT ( INPUT : IN STD LOGIC VECTOR (2 DOWNTO 0);
⿴COMPONENT segseven PORT ( SW : IN STD LOGIC VECTOR (3 DOWNTO 0);
#COMPONENT circuitb PORT ( SW : IN STD IOGIC;
\squareCOMPONENT comparator PORT ( INPUT : IN STD LOGIC VECTOR (3 DOWNTO 0);
#COMPONENT mplex PORT ( V : IN STD LOGIC VECTOR (1 DOWNTO 0);
⿴囗COMPONENT DE1 disp PORT ( HEX0, HEX1, HEX2, HEX3 : IN STD LOGIC VECTOR(6 DOWNTO 0);
    BEGIN
        HOLD_LOW <='0';
        BLANK <= "1111111";
        SO : segseven PORT MAP (SW=>s_m, LEDSEG=>HEX_0);
        S1 : circuitb PORT MAP (SW=>s z, LEDSEG=>HEX 1);
        DE1: DE1_disp PORT MAP (HEX0=\HEX_0, HEX1=>HEX_1, HEX2=>BLANK, HEX3=>BLANK, clk=>clk_in,HEX=>LED,DISPn=>DISP);
        C0 : comparator PORT MAP (INPUT=>BUTTONS,OUTPUT=>s_z);
        C1 : circuita PORT MAP (INPUT (2) =>BUTTONS (2), INPUT(1) =>BUTTONS (1), INPUT (0) =>BUTTONS (0),OUTPUT=>s_ao);
        M3 : mplex PORT MAP (V(0) =>BUTTONS (3), V(1) => HOLD_LOW, M=>s_m(3), Z=>s_z);
        M2 : mplex PORT MAP (V(0) =>BUTTONS (2), V(1)=> s_ao(2), M=>s_m(2), Z=>s_z);
        M1 : mplex PORT MAP (V (0) =>BUTTONS(1), V(1)=> s_ao(1), M=>s_m(1), Z=>s_z);
        MO : mplex PORT MAP (V (0) =>BUTTONS (0), V(1) => s_ao(0), M=>s_m(0), z=>s_z);
    END Behaviour;
```

Figure 18
To help decipher the wiring have a look at Figure 19 over the page．


Figure 19
The final step, once compiled, is to wire up the design to pins as in Figure 20 below.

| Node Name | Direction | Location |
| :---: | :---: | :---: |
| D BUITONS[3] | Input | PIN_45 |
| D BUTTONS[2] | Input | PIN_40 |
| D BUTTONS[1] | Input | PIN_48 |
| D Buttons[0] | Input | PIN_43 |
| D. ck_in | Input | PIN_17 |
| (ㅇ) DISP[3] | Output | PIN_99 |
| (c) DISP[2] | Output | PIN_97 |
| (c) DISP[1] | Output | PIN_96 |
| (1) DISP[0] | Output | PIN_94 |
| - [1) LED[6] | Output | PIN_79 |
| -2) LED[5] | Output | PIN_58 |
| (1) LED[4] | Output | PIN_55 |
| -6) LED[3] | Output | PIN_86 |
| -6) LED[2] | Output | PIN_87 |
| - [ LED[1] | Output | PIN_92 |
| , (2) LED[0] | Output | PIN_93 |

Figure 20
Voila!

No ghost!


Figure 21

## Part III

A ripple carry OR full adder in Figure 22:


Figure 22
Begets Figure 23 in Deeds' Digital Circuit Simulator:


Figure 23
You can see above where there are test points on the carry flags and $1+1=2$ with a carry flagged as one would expect. Now have a play. Is there a carry on $1+2$ ? On $2+2$ ? On $1+3$ ? On $3+1$ ?

This will be our test generator to check our LED outputs against inputs.
Now of course this is cheating! But LogicFriday allows you to draw your circuit as in Figure 24

[3]

When you submit you get your equations - minimized of course at Figure 24.


Figure 24

It is then straight forward to code up as in Figure 25.

```
library ieee;
USE ieee.std_logic_1164.all;
\squareENTITY adder IS
\emptysetPORT (b : IN STD_LOGIC;
    a : IN STD_LOGIC;
    ci : IN STD_LOGIC;
    co : OUT STD_LOGIC;
s : OUT STD_LOGIC) ;
END adder;
GRCHITECTURE Behavior OF adder IS
\squareBEGIN
    s <= (ci AND NOT a AND NOT b) OR (NOT ci AND a AND NOT b) OR (NOT ci AND NOT a AND b) OR (ci AND a AND b);
    co <= (ci AND a) OR (ci AND b) OR ( a AND b);
    END Behavior;
```

Figure 25
Now we weave Figure 23 into code at Figure 26.

```
library ieee;
USE ieee.std_logic_1164.all;
\squareENTITY ripple_adder IS
\squarePORT (b_in : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
        a_in : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
        c_in : IN STD_IOGIC;
        c_out : OUT STDD_LOGIC;
        s_out : OUT STD_LOGIC_VECTOR (3 DOWNTO 0)) ;
    END ripple_adder;
\squareARCHITECTURE Behavior OF ripple_adder IS
SIGNAL c1, c2, c3: STD_LOGIC;
GCOMPONENT adder
\squarePORT (b : IN STD_LOGIC;
        a : IN STD_LOGIC;
        ci : IN STD_LOGIC;
        co : OUT STD_LOGIC;
        s : OUT STD_LOGIC) ; END COMPONENT;
    BEGIN
    FA3: adder PORT MAP (b=> b_in(3), a=> a_in(3), ci=>c3, co=>c_out, s=>s_out(3));
    FA2: adder PORT MAP (b=> b_in(2), a=> a_in(2), ci=>c2, co=>c3, s=>s_out(2));
    FA1: adder PORT MAP (b=> b_in(1), a=> a_in(1), ci=>c1, co=>c2, s=>s_out(1));
    FAO: adder PORT MAP (b=> b_in(0), a=> a_in(0), ci=>c_in, co=>c1, s=>s_out(0));
    END Behavior;
```

Figure 26
Now, remember we are short switches so we need to cheat and use the schematic capture. We need 4 times 1 bit lpm_constant (Figure 27 over page) for our 'b_in[3..0]' input. Well feed input 'a_in[3..0]' from the switches. May as well have an adjustable carry input as well. The schematic looks like Figure 28 over the page.

LPM_Constants explanation is at: http://quartushelp.altera.com/current/master.htm


Figure 27


Figure 28
Note the naming on the "b_in[3..0]" buss in Figure 28. At the buss end you still need to name the buss as it didn't do what I thought might be the intuitive thing to do, that is to pick up the name of the inputs. Likely makes sense though since, being a buss, it might have a raft of input/output points.

The trick is at the other end, on the 1-bit constants is using the 'wire' within the buss we are interested in at each constant - which represent $I 3=8, I 2=4, I 1=2$ and $I O=1$.

To make this clearer read Table 2 below.
Table 2

| Binary <br> Value | Pin | Ripple <br> a_in | Constant <br> ID | Ripple <br> b_in | Ripple <br> Out |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 8 | PIN_45 | a_in[3] | I3 | b_in[3] | s_out[3] |
| 4 | PIN_40 | a_in[2] | I2 | b_in[2] | s_out[2] |
| 2 | PIN_48 | a_in[1] | I1 | b_in[1] | s_out[1] |
| 1 | PIN_43 | a_in[0] | IO | b_in[0] | s_out[0] |

In any event now we are cooking. Open the "In-System Memory Content Editor" shown at Figure 29.


Figure 29
Refer to Quartus II Handbook Version 11.1 Volume 3: Verification Section IV. System Debugging Tools for information on how to use the "In-System Memory Content Editor". Especially "15. InSystem Modification of Memory and Constants".

Once you are familiar with the tool, or at least while you have the manual open, you can modify the b_in[] values as displayed in Figure 30.


Figure 30
Now if your kindergarten math is up to scratch you can now play with adding binary. Again, you can cross check with simulation of the circuit in Deeds at Figure 23.

## Part IV

## Part V

## Part VI



You may now SCREAM!!

